

FIG. 1




FIG. 2(A)




FIG. 2(B)




FIG. 3A-1




FIG. 3A-2




FIG. 3B-1




FIG. 3B-2




FIG. 4

TOP 020 = ECR TIME 0200




FIG. 5(A)




FIG. 5(B)




FIG. 6




FIG. 7




FIG. 8(A)




FIG. 8(B)

TIME 00000000000000000000000000000000





FIG. 9(A)




FIG. 9(B)




FIG. 10




FIG. I




FIG. 12




FIG. 13




FIG. 14a





FIG. 14b






FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG.20

四庫全書




FIG. 2




FIG.22




FIG.23




FIG. 24




FIG. 25




FIG. 26




FIG.27




FIG.28




FIG.29




FIG.30




FIG.31




FIG.32




FIG.33




FIG.34





FIG.35



MPEG 4:2:0
macroblock

FIG.36A



JPEG 2:1:1
macroblock

FIG.36B




FIG.37

PHOTO COURTESY OF INTEL CORPORATION




FIG.38





FIG.39





||||| Access Start

||||| Data Transfer

||||| Default State

FIG.41

407020 = 22 in ECE 600




FIG.42




FIG.43




FIG.4.4




FIG.45




FIG.46





FIG.48







FIG.49








FIG.53




FIG.54

8 bit value

bits[7:0]

16 bit value

bits[7:0]

bits[15:8]

32 bit value

bits[7:0]

bits[15:8]

bits[23:16]

bits[31:24]

base + 3

base + 2

base + 1

base + 0

FIG.55




FIG.56




FIG.57




FIG.58




FIG.59

FIGURE 59: INPUT CIRCUIT






FIG.60






FIG.63

This looks like an MPEG picture start




FIG.64

This looks like an MPEG slice start (0x28)




FIG.65




FIG.66




FIG.67




FIG.68




FIG.69




FIG.70

TELECAST ENGINEERING




FIG.71




FIG.72




FIG.73




FIG.74A




FIG.74B




FIG.74C




FIG.74D

$$\left. \begin{array}{l} \text{horiz_macroblocks} = \frac{\text{horiz_pels} + 15}{16} \\ \text{vert_macroblocks} = \frac{\text{vert_pels} + 15}{16} \end{array} \right\}$$

FIG.75




FIG.76




FIG.77




FIG.78




FIG.79




FIG.80




FIG.81




FIG.82




FIG.83




FIG.84




FIG.85




FIG.86




FIG.87




FIG.88




FIG.89




FIG.90




FIG.91




FIG.92





FIG.93






FIG.95

1	2	3	4	5	6	7	8	9	10	11
12	13	14	15	16	17	18	19	20	21	22
23	24	25	26	27	28	29	30	31	32	33

FIG.96




FIG.97




FIG.98

1	2	3	4	5	6	7	8
9	10	11	12	13	14	15	16

59	58	59	60	61	62	63	64
----	----	----	----	----	----	----	----

FIG.99




FIG.100




FIG.101




FIG.102




FIG.103




FIG.104




FIG. I 05




FIG. I 06




FIG.107



Access Start Data Transfer Default State

FIG. I 08




FIG. I 09




FIG. 110




FIG. 111




FIG.112

E:\TECHNIQUE\TECHNIQUE\11




FIG.113




FIG. 114






FIG. 115






FIG.118




FIG.119




FIG.120




FIG.121A




FIG.121B




FIG. I 22




FIG. I 23




FIG. 124




FIG. 1.25




FIG. 126




FIG.127




FIG. I 28




FIG. I 29




FIG. 130




FIG.131




FIG. 132




FIG.133

FIG.133 - FIG.134 = FIGURE 260




FIG.134






FIG. 135



Key:-

→ **coef** constant coefficient multiplier



adder,subtractor

FIG. I 36




FIG. 137




FIG. 138




FIG.139




FIG. 140





FIG. 141

NOTE: "COMMON BLOCK" IS ENTIRELY
COMBINATIONAL (NO LATCHING)




FIG. 142




FIG. 143




FIG. 144




FIG.145

Digitized by ssc2010




FIG.146




FIG. 147




FIG.148

0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63

FIG.149




FIG.150




FIG. 151






FIG. 152

Read Cycle



Write Cycle






FIG. 155




FIG.156




FIG. 1.57




FIG. 158




FIG.159A




FIG.159B




FIG.159C




FIG. 160

BUFFER OFFSET 0x00

COMPONENT OFFSET 0x000 +

00	01	02	03	04	05	06	07	08	09	0A	0B
0C	0D	0E	0F	10	11	12	13	14	15	16	17
18	19	1A	1B	1C	1D	1E	1F	20	21	22	23
24	25	26	27	28	29	2A	2B	2C	2D	2E	2F
30	31	32	33	34	35	36	37	38	39	3A	3B
3C	3D	3E	3F	40	41	42	43	44	45	46	47
48	49	4A	4B	4C	4D	4E	4F	50	51	52	53
54	55	56	57	58	59	5A	5B	5C	5D	5E	5F
60	61	62	63	64	65	66	67	68	69	6A	6B
6C	6D	6E	6F	70	71	72	73	74	75	76	77
78	79	7A	7B	7C	7D	7E	7F	80	81	82	83
84	85	86	87	88	89	8A	8B	8C	8D	8E	8F

FIG.161A

COMPONENT1 OFFSET 0x100 +


00	01	02	03	04	05
06	07	08	09	0A	0B
0C	0D	0E	0F	10	11
12	13	14	15	16	17
18	19	1A	1B	1C	1D
1E	1F	20	21	22	23


FIG.161B

COMPONENT1 OFFSET 0x200 +

00	01	02	03	04	05
06	07	08	09	0A	0B
0C	0D	0E	0F	10	11
12	13	14	15	16	17
18	19	1A	1B	1C	1D
1E	1F	20	21	22	23


FIG.161C





BLOCK ADDRESS=0+0+0+0x5D8+0x28+0x2C+1=0x62D

FIG.163A



BLOCK ADDRESS=0+0+0+0x2A+0+0=0x2A

FIG.163B




FIG. 164




FIG. 165




FIG. I 66




FIG. 167

TOP SECRET // EDITION 2




FIG. 168




FIG. 169